



SEMICONDUCTOR LOGIC CIRCUIT DEVICE

Patent number:

JP11260928

Publication date:

1999-09-24

Inventor:

OKU SETSUYA

Applicant:

NEC KANSAI LTD

Classification:

- international:

H01L21/82; H01L27/04; H01L21/822; H03K19/173

- european:

Application number:


JP19980062691 19980313

Priority number(s):

Abstract of **JP11260928**

PROBLEM TO BE SOLVED: To eliminate a transfer time in operation, by providing a plurality of logic circuits and memory circuits, and transferring logic circuit information to a memory circuit other than a logic circuit in operation, and after the transfer is finished, to the logic circuit in operation.

SOLUTION: A FPGA function has a first logic circuit 12 and a second logic circuit 13. The logic of the logic circuit is determined by logic circuit information set in a first memory circuit 10 or a second memory circuit 11. The logic circuit information is transferred to each memory circuit by a circuit information control part 1 via a logic circuit selection part 14. The signal of the logic circuit is transferred to an input output circuit part 3 via the logic circuit selection part 14 to combine a signal input 38 and a signal. output 37 with a logic circuit. The selection of the logic circuit to be combined with the signal output 37 and the signal input 38 is determined by a selection signal 36 and an inner signal. The logic circuit information is transferred to the memory circuit just before an operation starts, and to the logic circuit after a transient unstable time associated with the transfer and a change of circuit elapses.



Data supplied from the esp@cenet database - Worldwide

SEST AVAILABLE COFF